The INNOSILICON MIPI M-PHY transceiver is fully compatible with V1-00-00 specifications. It supports both master and slave roles in HS Gear 1~3 and LS operation. The M-PHY uses the MIPI standard M-PORTs Protocol Interface to simplify controller integration and supports DigRFv4, SSIC, and UniPro MIPI protocols.
The architecture is customizable and allows support from 1 to 4 lanes for increased throughput. It is designed with ease of integration in mind. The PHY is small, low power and contains all I/Os including primary and secondary ESD.
Efficient production testing is assured through built in BIST, multiple loop back modes and Boundary scan support.